## A 500W HIGH POWER FACTOR WITH THE L4981A CONTINUOUS MODE IC


#### Abstract

The widespread use of passive AC/DC off-line converters causes low power factor and high line current harmonic distortion. To reduce these phenomena and to comply with relevant regulatory agency requirements, designers are employing active power factor correction in their off-line SMPS applications. This paper describes a practical, low cost and easy to implement 500W power factor corrected application that employs the L4981A Continuous Mode PFC IC.


## INTRODUCTION

Reduction of line current harmonic distortion and improvement of power factor is of great concern to many designers of off-line switched mode power supplies. This concern has been motivated by present and impending regulatory requirements regarding line current harmonics. The reasons for improving power factor and reducing line current harmonic distortion are well known and understood. Active power factor correction using the boost topology and operating in the continuous inductor current control mode is an excellent method to comply with these requirements and is well accepted in the industry.
This paper will present a practical power factor corrected design for a 500 Watt output and universal mains input application. The detailed derivations of all power, IC biasing and control component values and types will be shown. The evaluation results from an actual working demoboard will be presented as well as several relevant oscillograms.

## DESIGN SPECIFICATIONS

The design specifications given below are realized by the implementation of a functional demoboard.
The design target specifications are as follows:

- Universal mains input AC voltage

Virms $=88 \mathrm{Vac}$ to $264 \mathrm{Vac}, 60 / 50 \mathrm{~Hz}$

- DC regulated output voltage $\mathrm{V}_{\text {out }}=400 \mathrm{Vdc}$
- Full load output ripple voltage $\Delta \mathrm{V}_{\text {ripple }}= \pm 8 \mathrm{~V}$
- Rated output power $\mathrm{P}_{\text {out }}=500 \mathrm{~W}$
- Maximum output overvoltage $\mathrm{V}_{\mathrm{omax}}=450 \mathrm{~V}$
- Switching frequency $f_{s w}=80 \mathrm{kHz}$
- Maximum inductor current ripple $\Delta \mathrm{I} L=23 \%$
- Input power factor PF > 0.99
- Input line current total harmonic distortion <5\%

To meet these specifications, the selection of component values and material types is very important. The next sections will describe the component selection criteria along with some critical derivations. For detailed explanations on the controller operation and pin description, refer to Application Note AN628 Designing A High Power Factor Switching Preregulator With The L4981 Continuous Mode [1] and the corresponding Datasheet L4981A/B Power Factor Corrector [2].

## POWER COMPONENTS SELECTION

The power component values and types are derived and selected in the next section. Please refer to Figure 2, 500 Watt Demoboard Schematic.

## Input Diode Bridge

The input diode bridge, D1, can be a standard slow-recovery type. The selection criteria include the maximum peak reverse breakdown voltage, maximum forward average current, maximum surge current and thermal considerations.

Maximum peak reverse voltage:

$$
\begin{gathered}
\mathrm{V}_{\text {prv }}=\mathrm{V}_{\text {irmsmax }} \cdot \sqrt{2} \cdot 1.2(\text { safety margin })= \\
=264 \mathrm{~V} \cdot \sqrt{2} \cdot 1.2=448 \mathrm{~V}
\end{gathered}
$$

Therefore use a 600 V rated diode.
Maximum forward average current:
$I_{\text {rmsmax }}=\frac{\text { Pout }}{\mathrm{V}_{\mathrm{rms} \min } \cdot \mathrm{n}}=\frac{500}{88 \cdot 0.9}=6.31 \mathrm{~A}$
$I_{\text {fave }}=\frac{\mathrm{I}_{\text {rmsmax }} \cdot \sqrt{2}}{\pi}=\frac{6.31 \cdot \sqrt{2}}{\pi}=2.84 \mathrm{~A}$
The thermal considerations require the $I_{\text {fave }}$ rating to be significantly higher than the value calculated. The part chosen has a $l_{\text {fave }}$ of 25A. Addi-

## APPLICATION NOTE

tionally, a small heatsink is required to keep the case temperature within specification.

## Maximum surge current:

There is a significant inrush current at start-up due to the large value bulk capacitor, C6, at the output. There is minimal impedance from the mains to this capacitor, thus at the peak of the input voltage waveform a large inrush current exists. This inrush current can be significantly reduced by some means of current limiting such as an NTC or triac/resistor combination. The input bridge diode's maximum surge current rating must not be exceeded. This demoboard has a low cost and simple NTC for current inrush limiting. The efficiency can be improved by using the triac/resistor scheme, however the cost and complexity increases.

## InputFuse

The input fuse, F1, must open during severe current overloads without tripping during the transient inrush current condition or during normal operation. The fuse must have a current rating above the maximum continuous current (6.3Arms) that occurs at the low line voltage $(88 \mathrm{~V})$. The fuse chosen for this demoboard has a continuous current rating of 10A/250VAC.

## Input Filler Capacitor

The input filter capacitor, C3, is placed across the diode bridge output. This capacitor must smooth the high frequency ripple and must sustain the maximum instantaneous input voltage. In a typical application an EMI filter will be placed between the mains and the PFC circuit. This demoboard does not have the EMI filter except for this input capacitor. However, the evaluation results listed in Table 1 were made with an EMI filter placed between the mains input and the PFC circuit. The design of the EMI filter is not described here. The value of the input filter capacitor can be calculated as follows:


Where: Kr is the current ripple coefficient

$$
\mathrm{r}=0.02 \text { to } 0.08
$$

The maximum value of this capacitor is limited to avoid line current distortion. The value chosen for this demoboard is $0.68 \mu \mathrm{~F}$.

## Output Bulk Capacitor

The choice of the output bulk capacitor, C6, de-
pends on the electrical parameters that affect the filter performance and also on the subsequent application.

## Capacitance Value:

The value shall be chosen to limit the output voltage ripple according to the following formula:
Assume low ESR and $\Delta \mathrm{V}$ ripple $= \pm 8 \mathrm{~V}$
Cout $=\frac{P_{\text {out }}}{2 \pi \cdot 2 f \cdot \Delta V_{O} \cdot V_{O}}=\frac{P_{\text {out }}}{2 \pi \cdot 120 \cdot 8 \cdot 400}=207 \mu \mathrm{~F}$
The value chosen is 330 uf to ensure that the maximum specified voltage ripple is not exceeded.
Although the ESR does not normally affect the voltage ripple, it has to be considered for the power losses due to the line and switching frequency ripple currents. It is important to verify that the low and high frequency ripple currents do not exceed the manufacturer's specified ratings at the operating case temperature. Capacitors may be connected in parallel to decrease the equivaent ESR and to increase the ripple current handling capability.
If a specific hold-up time is required, that is the capacitor has to deliver the supply voltage for a specified time and for a specified dropout voltage, then the capacitor value will be determined by the following equation:

Cout $=\frac{2 \cdot P_{\text {out }} \cdot t_{\text {hold }}}{V_{o \text { min }}{ }^{2}-V_{\text {op min }}{ }^{2}}$
Where:
Pout is the maximum output power
$V_{\text {omin }}$ is the minimum output voltage at max. load
Vopmin is the minimum operating voltage before
"power fail" detection
thold is the required hold-up time

## Voltage Rating:

The capacitor output voltage rating should not be exceeded under worst case conditions. The minimum voltage rating is calculated as follows:
$V_{\text {cap }}>V_{\text {out }}+\Delta V_{\text {ripple }}+V_{\text {margin }}=400+8+40=448 \mathrm{~V}$
Where: $\mathrm{V}_{\text {out }}$ is the nominal regulated DC output voltage
$\Delta \mathrm{V}_{\text {ripple }}$ is the ac voltage superimposed on the regulated DC output voltage
$\Delta \mathrm{V}$ margin is the allowance for tolerances in Vout and additional margin before OVP intervention
The capacitor chosen has a voltage rating of 450VDC. The overvoltage trip level of Pin 3 (OVP) must be set below 450VDC.

## APPLICATION NOTE

## Power Mosfet

The power mosfet, Q1, is used as the active switch due to its high frequency capability, ability to be driven directly from the controller and availability. The main criteria for its selection include the drain to source breakdown voltage (BVdss), delivered power and temperature considerations.

## Voltage Rating:

The power mosfet has to sustain the maximum boosted output dc voltage according to the following equation:
$B V_{\text {dss }}>\mathrm{V}_{\text {out }}+\Delta \mathrm{V}_{\text {ripple }}+\mathrm{V}_{\text {margin }}=400+8+40=448 \mathrm{~V}$
The power mosfet chosen has a $B V_{\text {dss }}$ of 500 V .

## Power Rating:

The main parameters to consider are Rdson and the thermal characteristics of the package and heatsink. The main losses in the power mosfet are the conduction and switching losses. The switching losses can be separated into two quantities, capacitive and crossover losses. The switching losses are dependent on the mosfet current di/dt.
The maximum conduction (on-state) power losses can be calculated according to the following equations:
$\operatorname{lQrmmax}=\frac{\mathrm{P}_{\text {out }}}{\eta \cdot \sqrt{2} \mathrm{~V}_{\text {ims min }}} \cdot \sqrt{2-\frac{16 \cdot \sqrt{2} \cdot \mathrm{~V}_{\text {ims min }}}{3 \pi \cdot \mathrm{~V}_{\text {out }}}}=$
$=\frac{500 / 0.9}{\sqrt{2} \cdot 88} \cdot \sqrt{2-\frac{16 \cdot \sqrt{2} \cdot 88}{3 \pi \cdot 400}}$
lormsmax $=5.42 \mathrm{~A}$
$\mathrm{P}_{\text {onmax }}=\mathrm{I}_{\text {Qrms }}{ }^{2} \max \cdot \mathrm{R}_{\text {(DS) }}$ on $\max =5.42^{2} \cdot 0.54$
$=15.86 \mathrm{~W}$
Where:
$l_{\text {Qrms max }}$ is the max. power mosfet rms current
$\mathrm{V}_{\text {irms }} \min$ is the min. specified rms input voltage
$\mathrm{R}_{\text {(DS) }}$ ontyp. $=0.27 \Omega$ at $25^{\circ} \mathrm{C}$ at $10 \mathrm{~A}, \mathrm{~V}_{\mathrm{GS}}=10 \mathrm{~V}$
$R_{\text {(DS) on }} \max =0.54 \Omega$ at $100^{\circ} \mathrm{C}$
The capacitive switching losses at turn-on are calculated as follows:
Pcapacitive $=\left(3.3 \cdot C_{\text {oss }} \cdot V_{\text {out }}{ }^{1.5}+\frac{1}{2} C_{\text {ext }} \cdot V_{\text {out }}{ }^{2}\right)$. - $\mathrm{f}_{\mathrm{sw}}=2 \mathrm{~W}$

Where:
Coss $=650 \mathrm{pF}$ is the mosfet drain capacitance at 25 V
$C_{e x t}=100 \mathrm{pF}$ is the equivalent stray capacitance of the layout and external parts

The estimated crossover switching losses (turnon and turn-off) are calculated as follows:
$\mathrm{P}_{\text {crossover }}=\mathrm{V}_{\text {out }} \cdot \mathrm{I}_{\text {Qrms }} \cdot \mathrm{f}_{\mathrm{sw}} \cdot \mathrm{t}_{\text {cr }}+\mathrm{Prec}=$
$=400 \cdot 5.42 \cdot 80 \mathrm{k} \cdot 40 \mathrm{~ns}+1.5=8.43 \mathrm{~W}$

## Where:

$t_{c r}$ is the crossover time
Prec is the boost diode recovery power loss contribution
To reduce the turn-off losses in the mosfet, an RCD turn-off snubber has been employed. The capacitor value is calculated as follows:
$\mathrm{C} 11=\frac{\mathrm{I}_{\mathrm{Q} 1 \mathrm{pk}} \cdot \mathrm{t}_{\text {rise }}}{\Delta \mathrm{V}_{\text {out }}}=\frac{8.92 \cdot 40 \mathrm{~ns}}{400}=892 \mathrm{pF}$
Therefore, use C11 = 820pF, 1000VDC rating
The resistors, R23-24, must dissipate the energy stored in the snubber capacitor upon turn-on of the power mosfet. The capacitor must fully discharge during the switching cycle. The time constant of the RC combination is determined as follows:
$R \leq \frac{1}{10} \cdot \frac{1}{\text { fsw } \cdot \mathrm{C} 11}=1524$
The power dissipated in the resistors, R23-24, is calculated as follows:

Pdiss $=\frac{1}{2} \mathrm{C} 11 \cdot \mathrm{~V}_{\text {out }}{ }^{2} \cdot \mathrm{f}_{\mathrm{sw}}=\frac{1}{2} \cdot 820 \mathrm{pF} \cdot 400^{2}$.
. $80 \mathrm{k}=5.25 \mathrm{~W}$

Therefore, use R23 $=$ R24 $=510 \Omega$, 3W rating.
The power mosfet chosen is the SGS-THOMSON Part Number STW20NA50.
This part has a $B V_{\text {dss }}=500 \mathrm{~V}$, Rdson $=0.27 \Omega$, and is in a TO-247 package. In order to keep the junction temperature at a safe level, the mosfet is attached to an AAVID Heatsink Part Number 61085 with a thermal resistance of $3.0^{\circ} \mathrm{C} / \mathrm{W}$. This will keep the mosfet junction temperature at a safe level at worst case conditions, low-line input voltage ( 88 V ) and full load (500W). The thermal resistance of the heatsink may need to decrease depending upon the ambient temperature, type of enclosure (vented or non-vented) and the method of cooling (natural or forced convection).

## Boost Diode

The main criteria for the selection of the boost diode, D2, include the repetitive peak reverse breakdown voltage ( $\mathrm{V}_{\mathrm{rrm}}$ ), average forward current (Ifave), reverse recovery time (trr) and thermal considerations.

## Voltage Rating:

The voltage rating of the boost diode is determined by the same equation as for the power mosfet. The value chosen is $\mathrm{V}_{\mathrm{rrm}}=600 \mathrm{~V}$.

## Current Rating:

The power losses in the boost diode consist of the conduction and switching losses. The switching losses are a function of the reverse recovery time (trr) and output voltage (Vout) . The switching losses are negligible compared to the conduction losses if a suitable ultra fast recovery diode is chosen. The conduction power losses can be calculated as follows:
$l_{\text {out }}=\frac{P_{\text {out }}}{V_{\text {out }}}=\frac{500}{400}=1.25 \mathrm{~A}$
$I_{\text {Drms }}=\frac{P_{\text {in }}}{\sqrt{2} V_{\text {in } \text { ms min }}} \sqrt{\frac{16 \cdot \sqrt{2} \cdot V_{\text {in ms min }}}{3 \cdot \pi \cdot V_{\text {out }}}}=3.24 \mathrm{~A}$
$\mathrm{P}_{\text {cond }}=\mathrm{V}_{\text {to }} \cdot \mathrm{l}_{\text {out }}+\mathrm{IDrms}^{2} \cdot \mathrm{R}_{\mathrm{d}}=1.15 \cdot 1.25+$ $+3.24^{2} \cdot 0.043=1.89 \mathrm{~W}$

Where:
$\mathrm{V}_{\mathrm{to}}=1.15 \mathrm{~V}$ is the threshold voltage of the diode $R_{d}=0.043 \Omega$ is the diode differential resistance
The diode must sustain the average output current and also keep the power losses to a minimum in order to keep the diode junction temperature within acceptable limits. The switching losses can be significantly reduced if an ultra-fast diode is employed. Since this circuit operates in the continuous current mode, the mosfet has to recover the boost diode minority carrier charge at turn-on.
Thus, a diode with a small reverse recover time, trr, must be used. This circuit employs the SGSTHOMSON Turboswitch Diode Part Number STTA806D. This part offers the best solution for the continuous current mode operation due to its very fast reverse recovery time, 25 ns typical. This part has a breakdown voltage rating ( $\mathrm{V}_{\text {rrm }}$ ) of

600 V , average forward current rating (liave) of 8A and reverse recovery time ( $\mathrm{trr}^{\text {r }}$ ) of 25 ns .
The diode is attached to the same heatsink as the power mosfet, Q1. The STTA806D is non-isolated thus requiring a thermal insulator with good heat transfer characteristics. The STTA806DI is an isolated package and can be attached directly to the heatsink. Silicone thermal grease may be applied to improve the thermal contact between the diode and heatsink.

## Boost Inductor

The boost inductor, T 1 , design starts with defining the minimum inductance value, $L$, to limit the high frequency current ripple, $\Delta \mathrm{L}$. The next step is to define the number of turns, air gap length, ferrite core geometry, size and type for the specified power level. Finally, the wire size and type are determined.
In the continuous mode approach, the acceptable current ripple factor, Kr , can be considered between $10 \%$ to $35 \%$. For this design, the maximum specified current ripple factor is $23 \%$. The maximum current ripple occurs when the peak of the input voltage is equal to Vout/2.
$\Delta \mathrm{L} \max \frac{V_{\text {out }}}{4 \cdot \mathrm{f}_{\mathrm{SW}} \cdot \mathrm{L}}=\frac{400}{4 \cdot 80 \mathrm{k} \cdot 0.5 \mathrm{mH}}=2.50 \mathrm{~A}$
Occurs at $V_{\text {inpk }}=V_{\text {out/2 }}=200 \mathrm{~V} ; V_{\text {inrms }}=141 \mathrm{~V}$
$\Delta L_{L}=\frac{V_{\text {inpk }}\left(V_{\text {out }}-V_{\text {inpk }}\right)}{V_{\text {out }} \cdot f_{\text {sw }} \cdot L}$ Forall other input voltages
$\mathrm{Kr}=\frac{\Delta I_{\mathrm{L}}}{2 \cdot I_{\mathrm{Lpk}}} ; \mathrm{I}_{\mathrm{Lpk}}=\sqrt{2} \cdot I_{\mathrm{Lrms}}=\frac{\sqrt{2} \cdot P_{\text {in }}}{V_{\text {inrms }}}$
The minimum boost inductor value can be calculated as follows:
$L_{\text {min }}=\frac{V_{\text {out }}}{4 \cdot f_{\text {sw }} \cdot \Delta I_{\text {Lmax }}}=\frac{400}{4 \cdot 80 \mathrm{kHz} \cdot 2.50}=0.5 \mathrm{mH}$
The Table shown below relates the current ripple to the input voltage.

| $\mathbf{V}_{\text {in (rms) }}$ | $\mathbf{V}_{\text {in(peak) }}$ | $\mathbf{I}_{\mathrm{L}(\mathrm{rms})} \mathbf{l}_{\text {in }(\mathrm{rms})}$ | $\mathbf{I}_{\mathrm{L}(\text { peak })}$ | Current Ripple | $\mathbf{K}_{\mathbf{r}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 88 | 124 | 6.31 | 8.92 | 2.13 | 0.119 |
| 120 | 170 | 4.63 | 6.55 | 2.44 | 0.186 |
| 141 | 199 | 3.94 | 5.57 | 2.50 | 0.224 |
| 180 | 255 | 3.09 | 4.37 | 2.31 | 0.264 |
| 200 | 283 | 2.78 | 3.93 | 2.07 | 0.263 |
| 220 | 311 | 2.53 | 3.58 | 1.73 | 0.242 |
| 240 | 339 | 2.31 | 3.27 | 1.29 | 0.197 |
| 264 | 373 | 2.10 | 2.97 | 0.63 | 0.106 |

The number of turns, N , can be calculated according to the following formula:

$$
\mathrm{N}=\frac{\mathrm{L} \cdot \mathrm{I}_{\mathrm{Lpk}}}{\mathrm{~A}_{\text {eff }} \cdot \mathrm{B} \mathrm{max}}=\frac{0.5 \mathrm{mH} \cdot 8.92 \mathrm{~mA}}{211 \cdot 10^{-6} \mathrm{~m}^{2} \cdot 0.36 \mathrm{~T}}=59 \text { Turns }
$$

Where:
$L$ is the calculated inductance value to limit the ripple current, $\Delta \mathrm{I}_{\mathrm{L}}$.
lppk is the worst case inductor current occurring at low-line input voltage ( 88 V )
Aeff is the effective cross-sectional area of the core
$B_{\text {max }}$ is the maximum allowable flux density of the core
The air gap is determined by referring to the magnetic core manufacturer's AL vs. air gap curves.
The air gap needed for the specified inductance, turns and core type is found to be 2.8 mm in the center post.
To approximate the minimum core size needed for the conversion, the following equation may be used:
Volume $\geq \mathrm{K} \cdot \mathrm{L}\left[\mathrm{I}_{\mathrm{Lpk}} \cdot\left(\mathrm{I}_{\mathrm{Lpk}}+\Delta \mathrm{I}_{\mathrm{L}}\right)\right]$
Where K is the specific energy constant that depends on the ratio of the gap length (lgap) and the effective length (leff) of the core set and the maximum $\Delta \mathrm{B}$ swing. Practically, K can be estimated as follows:

$$
K=11.5 \frac{l_{\text {eff }}}{l_{\text {gap }}}=11.5 \cdot \frac{114}{2.8}=468
$$

Thus, we have the following calculation for the minimum core set volume in $\mathrm{cm}^{3}$ :
Volume $\geq 468 \cdot 0.5 \cdot 10^{-3}[8.92 \cdot(8.92+2.5)]=23.8 \mathrm{~cm}^{3}$.
The core chosen for this design is an ETD geometry ferrite core set with the following characteristics:

## Core type ETD4916A

Effective core volume $=24.0 \mathrm{~cm}^{3}$.
Effective magnetic path length $=114 \mathrm{~mm}$
Effective core area $=211 \mathrm{~mm}^{2}$
Ferrite material is 3C85 or equivalent
$N p=59 T \quad N s=5 T$

The ETD geometry has the following advantages:

1. Round center post for ease of winding
2. Commercially available from Philips, Siemens, Thomson, Magnetics, etc..
3. Increased winding area
4. The center leg area is equal to the sum of the areas of the two external legs. The legs are working with the same flux density

The wire size is determined by the maximum copper losses allowed and available winding area. For this design the wire size selected was 30AWG, 30 strand Litz.
An auxiliary winding is used to supply power to the controller. The number of turns was determined experimentally to be 5 . The worst case conditions for the auxiliary winding power supply voltage are at low-line input voltage ( 88 V ) and full load (500Watts) and at high-line input voltage ( 264 V ) and light-load. The auxiliary winding must supply sufficient voltage to prevent turn-off (UVLO) during normal operation and also must not supply excessive voltage causing burn-out of the controller.
CoilCraft Part Number R4849-A meets the above specifications and is available.

## IC BIASING AND CONTROL COMPONENTS SELECTION

The IC biasing and control component values are derived and selected in the next section. Please refer to Figure 2, 500 Watt Demoboard Schematic.

## Pin 1-P-GND (Power stage ground)

This pin should be connected to the source of the power mosfet, Q1, with a short length and wide copper trace on the printed circuit board to minimize the copper trace resistance and inductance. Refer to Figure 3, 500 Watt Demoboard printed circuit board layout.

## Pin 2 IPK (Overcurrent protection input)

In order to obtain a very precise overcurrent protection trip level, R12 and R13 are calculated as follows:

$$
\begin{gathered}
\mathrm{l}_{\text {aux }}=\frac{V_{\text {ref }}}{R 13}=\frac{5.1}{5.1 \mathrm{k}}=1 \mathrm{~mA} \\
\mathrm{R} 12=\frac{\mathrm{R}_{\text {sense }} \cdot \mathrm{l}_{\text {peak }}}{\mathrm{l}_{\text {aux }}}=\frac{0.033 \cdot 17}{0.001}=561 \Omega
\end{gathered}
$$

Use R12 = 562 ohms, R13 $=5.1 \mathrm{k}$
The peak current threshold is set at 17A and $\mathrm{R}_{\text {sense }}$ is chosen as 0.033 ohms.

## Pin 3 OVP (Overvoltage protection input)

The overvoltage protection trip level is determined by the voltage divider across the output bulk capacitor, C6. The resistor values R11, R21 and R22 are calculated as follows:
$\frac{\mathrm{R} 21+\mathrm{R} 22}{\mathrm{R} 11}=\frac{\mathrm{V}_{\text {out }}+\Delta \mathrm{V}_{\text {out }}}{\mathrm{V}_{\text {ref }}}-1=\frac{400+47}{5.1}-1=\frac{909 \mathrm{k}+909 \mathrm{k}}{21 \mathrm{k}}$

## APPLICATION NOTE

Where $\Delta \mathrm{V}_{\text {out }}=47 \mathrm{~V}$ is the maximum overvoltage limit.
The overvoltage limit selection is dependent upon the voltage rating of the output bulk capacitor (450VDC) and the power mosfet (500BVdss). Care must be taken that the level is not set too low, thus causing false tripping of the OVP.

## Pin 4 IAC(AC current input)

This pin must be connected through resistors R1 and R2 to the rectified line to drive the multiplier with a current $l_{\text {IAC }}$ proportional to the instantaneous line voltage as shown below:
$I_{\text {IAC }}(88 V)=\frac{V_{\text {inpk }}}{R 1+R 2}=\frac{\sqrt{2} \cdot 88}{806 k+806 k}=77 \mu \mathrm{~A}$
$I_{\mathrm{IAC}}(264 \mathrm{~V})=\frac{\sqrt{2} \cdot 264}{806 \mathrm{k}+806 \mathrm{~K}}=231 \mu \mathrm{~A}$
Thus $l_{\text {IAC }}$ ranges from $77 \mu \mathrm{~A}$ to $231 \mu \mathrm{~A}$. The relationship between liac and multiplier output current, Imult, is described in section Pin 8 (MULTOUT).

## Pin 5 CA-OUT (Current amplifier output)

The current amplifier output delivers its signal to the PWM comparator. An external network defines the suitable loop gain to process the multiplier output and the inductor current signals. To avoid oscillation problems, the maximum inductor downslope (Vout/L) must be lower than the oscillator ramp-slope (Vsrp*fsw). The current amplifier high frequency gain can be described as follows:
$\mathrm{G}_{\mathrm{ca}}=\frac{\mathrm{R} 15}{\mathrm{R} 14}+1 \leq \frac{\mathrm{V}_{\text {srp }} \cdot \mathrm{f}_{\text {sw }} \cdot \mathrm{L}}{\mathrm{V}_{\text {out }} \cdot \mathrm{R}_{\text {sense }}}=\frac{5.0 \cdot 80 \mathrm{k} \cdot 0.5 \mathrm{~m}}{400 \cdot 0.033}$
Where:
$\mathrm{V}_{\text {srp }}=5.0 \mathrm{~V}$ is the oscillator ramp peak-peak voltage
$\mathrm{G}_{\mathrm{ca}}$ is the current amplifier gain
$\mathrm{f}_{\mathrm{sw}}=80 \mathrm{kHz}$ is the switching frequency
$\mathrm{R}_{\text {sense }}=0.033 \Omega$ is the parallel combination of R30-32
Thus, use R14=R16=2.7k, and R15=36K.
To define the value of the compensation capacitor, C9, it is useful to consider the open loop current gain, defined by the ratio of the voltage across the sense resistor and the current amplifier output voltage. The crossover frequency is given by the following equation:
$\mathrm{f}_{\mathrm{c}}=\frac{\mathrm{f}_{\mathrm{sw}}}{2 \cdot \pi}=\frac{80 \mathrm{k}}{2 \cdot \pi}=12.7 \mathrm{kHz}$
To ensure a good phase margin, the zero fre-
quency, fz , should equal approximately $\mathrm{f}_{\mathrm{c}} / 2$.
$\mathrm{f}_{\mathrm{z}}=\frac{\mathrm{f}_{\mathrm{sw}}}{4 \pi}=\frac{1}{2 \cdot \pi \cdot \mathrm{C} 9 \cdot \mathrm{R} 15}$ therefore,
$\mathrm{C} 9=\frac{2}{\mathrm{R} 15 \cdot \mathrm{f}_{\mathrm{sw}}}=692 \mathrm{pF}$
Use C9 = 680pF

## Pin 6 LFF (Load feed-forward input)

This pin allows the modification of the multiplier output current proportionally to the load in order to improve the load transient response time. This function is not used in this circuit and the pin is connected to VREF.

## Pin 7 VRMS (Voltage input)

This function is very useful for universal input mains applications to compensate the gain variation related to the input voltage change. This pin is connected through an external network to the rectified line input. The best control is achieved when the VRMS voltage level is in the range of 1.5 to 5.5 V .

To avoid the rectified mains line ripple (2f), a two pole low-pass filter is realized with R3-R6 and C12. The lowest pole is set near 3 Hz and the highest pole near 13 Hz to reduce the gain to -80 dB at 100 Hz .
$V_{\text {rmspin7 }}=\left(\frac{R 3}{R 3+R 4+R 5+R 6}\right) V_{\text {rmsline }}$
$f_{\text {pole } 1}=\frac{1}{(R 5+R 6) \cdot C 2}=3.66 \mathrm{~Hz}$
$f_{\text {pole } 2}=\frac{1}{R 4 \cdot \mathrm{C} 1}=12.6 \mathrm{~Hz}$
Where:
$R 3=33 k \Omega, R 4=360 k \Omega, R 5=R 6=620 k \Omega$,
$\mathrm{C} 1=\mathrm{C} 2=220 \mathrm{nF}$

At $88 \mathrm{Vrms}, \quad \mathrm{Vpin} 7=1.78 \mathrm{Vrms}$
At $264 \mathrm{Vrms}, \mathrm{Vpin} 7=5.33 \mathrm{Vrms}$
Gain at $2 f(100 \mathrm{~Hz})=-80 \mathrm{~dB}$

For single mains operation, this pin can be connected directly to Vref (pin 11) or to ground and the RC network can be removed. If connected to ground, the Vrms multiplier input is clamped at 1.5 V .

## Pin 8 MULT-OUT (Output of the Multiplier)

This pin delivers the current Imult that is used to fix the reference voltage for the current amplifier. Pin 8 is connected through R14 to the negative side of the sense resistor, R30-32, to sum the (IL. Rs) and the (Imult . R14) signals, where IL is the inductor current. The sum is the error voltage signal at the current amplifier non-inverting input.
The multiplier output current is determined by the equation given below:

$$
\begin{aligned}
I_{\text {mult }}=0.37 \cdot I_{\mathrm{AC}} & \cdot \frac{\left(\mathrm{~V}_{\text {va-out }}-1.28 \mathrm{~V}\right) \cdot\left(0.8 \cdot \mathrm{~V}_{\mathrm{Iff}}-1.28 \mathrm{~V}\right)}{\mathrm{V}_{\mathrm{rms}}{ }^{2}}= \\
& =I_{\mathrm{IAC}} \cdot \frac{\left(\mathrm{~V}_{\mathrm{va}-\text { out }}-1.28 \mathrm{~V}\right)}{\mathrm{V}_{\mathrm{rms}}{ }^{2}}
\end{aligned}
$$

Where:
$V_{\text {va-out }}=$ Error amplifier output voltage range
$\mathrm{V}_{\text {lff }}=\mathrm{V}_{\text {ref }}=5.1 \mathrm{~V}$ if not used for load feed-forward
$\mathrm{V}_{\mathrm{rms}}=$ Voltage at pin 7
$l_{\text {IAC }}=$ Input current at pin 4
To optimize the multiplier biasing for each application, the relationships between Imult and other input signals are reported in the Designing A High Power Factor Switching Preregulator With The L4981 Continuous Mode Application Note [1], Figures 13a-13h.

## Pin 9 ISENSE (Current amplifier inverting input)

This pin is the current amplifier inverting input. It is externally connected to the network described at CA-OUT (pin 5). Note that R14=R16=2.7k have the same value because of the high impedance feedback network.
The sense resistors, R30-R32, have a combined resistance of 0.033 ohms. The low value is chosen to minimize the power losses since the total inductor current flows through this resistor. The value must be large enough to provide a good signal to noise ratio signal to the current amplifier.

## Pin 10 SGND (Signal ground)

This pin should be connected close to the reference voltage filter capacitor (C7). Refer to Figure 3, 500 Watt Demoboard printed circuit board layout.

## Pin 11 VREF (Voltage reference)

An external capacitor filter of 1uF, C7, should be connected from pin 11 (Vref) to ground. This reference voltage of 5.1 V is externally available and
can deliver up to 10 mA for external circuit needs such as the fast start-up power supply circuit as described in Pin 19.

## Pin 12 SS (Soft start)

This feature avoids current overload through the power mosfet during the ramp-up of the output boosted voltage. An internal switch discharges the capacitor if an output overvoltage (OVP) or a VCC undervoltage (UVLO) is detected. The voltage at the soft-start pin acts on the output of the error amplifier and the soft start time is calculated as follows:
$\mathrm{t}_{\text {ss }}=\mathrm{C}_{\text {ss }} \frac{\mathrm{V}_{\text {va-out }}}{\mathrm{I}_{\text {ss }}}=1 \mu F \frac{5.1 \mathrm{~V}}{100 \mu \mathrm{~A}}=51 \mathrm{~ms}$
Where:
$\mathrm{C}_{\text {ss }}=\mathrm{C} 8=1 \mu \mathrm{~F}$
$\mathrm{V}_{\text {va-out }}=5.1 \mathrm{~V}$ is the typical error amplifier voltage swing
$I_{s s}$ is the internal soft start current generator

## Pin $13 \mathrm{~V}_{\text {va-out }}$ (Erroramplifier output)

To ensure system stability, the compensation network must be designed with sufficient phase margin. Additionally, the system must not regulate the twice mains frequency output ripple voltage in order to avoid line current distortion. The compensation capacitor, C10, can be calculated as follows:

$$
\mathrm{C}_{10}>\frac{1}{4 \cdot \pi \cdot \mathrm{f}_{\text {mains }} \cdot(\mathrm{R} 9+\mathrm{R} 10) \cdot \mathrm{G}_{\mathrm{ea}}}=\mathrm{K}_{\mathrm{a}} \frac{\Delta \mathrm{~V}_{\text {out }}}{(\mathrm{R} 9+\mathrm{R} 10)}
$$

Where:
$R 9+R 10$ are the resistors from the output voltage feedback resistor divider
$G_{\text {ea }}$ is the small signal gain of the error amplifier $\Delta \mathrm{V}_{\text {out }}$ is the maximum output voltage ripple $\mathrm{Ka}=\frac{1}{60}$ for 50 Hz and $\frac{1}{72}$ for 60 Hz mains frequency
$\mathrm{C}_{10}>\frac{1}{60} \cdot \frac{8}{824 \mathrm{k}}=162 \mathrm{nF}$, therefore use standard value 220 nF

The voltage open loop gain contains two poles at the origin, causing stability problems. This can be avoided by shifting the error amplifier pole from the origin to near the crossover frequency. This can be accomplished by placing a resistor, R19, in parallel with the compensation capacitor, C10. The crossover frequency is calculated as follows:
$\mathrm{f}_{\mathrm{c}}=\sqrt{\left(\frac{\mathrm{P}_{\text {out }}}{\mathrm{V}_{\text {out }} \cdot \Delta \mathrm{V}_{\text {ea }} \cdot 2 \pi \cdot \mathrm{C}_{\text {out }}}\right)\left(\frac{1}{2 \pi \cdot(\mathrm{R} 9+\mathrm{R} 10) \cdot \mathrm{C} 10}\right)}=$
$=\sqrt{\left(\frac{500}{400 \cdot 3.82 \cdot 2 \pi \cdot 330 \mu \mathrm{~F}}\right)\left(\frac{1}{2 \pi \cdot 824 \mathrm{k} \cdot 220 \mathrm{nF}}\right)}=11.77 \mathrm{~Hz}$
$R 19 \geq \frac{1}{2 \pi \cdot f_{c} \cdot \mathrm{C} 10}=83.4 \mathrm{k}$
Use R19 = 120k to increase error amplifier dc gain.

## Pin 14 VFEED (Error amplifier input)

This pin is the error amplifier inverting input. This pin is connected to the resistor divider connected across the boosted output voltage to provide regulation. The boosted output voltage is specified at 400VDC. The resistor divider network is calculated as follows:
$\frac{\mathrm{R} 9+\mathrm{R} 10}{\mathrm{R} 20}=\frac{824 \mathrm{k}}{10.6 \mathrm{k}}=\frac{\mathrm{V}_{\text {out }}}{\mathrm{V}_{\text {ref }}}-1=\frac{400}{5.1}-1$
Use R9 $=$ R10 $=412 k$

## Pin 15 P-UVLO (Programmable supply undervoltage threshold)

This pin may be used to modify the turn-on and turn-off power supply thresholds. This circuit does not employ this feature and the pin is left floating. The typical turn-on threshold is 15.5 V and the turn-off threshold is 10 V .

## Pin 16 SYNC (In/Out synchronization)

This function allows for synchronization in master or slave mode with other circuits in the system. This demoboard does not use this function and the pin is left floating.

## Pin 17 ROSC (Oscillator resistor) Pin 18 COSC(Oscillator capacitor)

These pins determine the oscillator frequency of the circuit. A resistor, R17, is connected from pin 17 to ground. A capacitor, C4, is connected from pin 18 to ground. The operating frequency is calculated as follows:
$\mathrm{f}_{\mathrm{SW}}=\frac{2.44}{\mathrm{R}_{\text {osc }} \cdot \mathrm{C}_{\text {osc }}}=\frac{2.44}{30.1 \mathrm{k} \cdot 1 \mathrm{n}}=80 \mathrm{kHz}$ approx.

## Pin 19 VCC (Supply voltage input)

The IC must be supplied with a very low current, 0.3 mA typical, during start-up. The turn-on threshold is 15.5 V typical with 5.5 Volts typical of hysteresis. The start-up current is provided by
the resistor/capacitor network driven off the rectified line voltage. A fast start-up circuit is employed to quickly turn on the IC and reduce power consumption in the start-up resistor, R28. The capacitor, C12, has a value of 220 uF to ensure sufficient hold-up time to allow the auxiliary winding to provide voltage after initial start-up. The fast start-up is realized with Q2, Q3, R25, R26, R27, R28, D5 and C12. The fast start-up circuit is turned-off when the controller turn-on threshold is reached and Vref forward biases Q2, pulling the gate of Q3 to ground.
The auxiliary winding on the main boost inductor provides the normal operating voltage for the controller. The voltage induced on this winding is rectified by diodes D7-D10. Resistor R29 provides current limiting and zener D6 regulates the supply voltage to 18 Volts.

## Pin 20 GDRV (Gate driver output)

The output of this pin is internally clamped at 15 V to prevent breakdown of the power mosfet gate oxide. A resistor, R18, of $15 \Omega$ is placed in series with the gate of the power mosfet to avoid overshoot and limit the di/dt of the switch. A 1N4148 diode, D3, is connected to the gate to provide fast turn-off of the power mosfet.

## EVALUATION RESULTS

The 500W demoboard has been evaluated for the following parameters: PF (power factor), \% THD (percent total harmonic distortion), H3..H7 (percentage of current's nth harmonic amplitude), Vout (output voltage) and efficiency ( n ). The test configuration and test results are shown below:

Test Set-Up and Equipment


Table 1: 500W Demoboard Evaluation Results

| $\mathbf{V}_{\text {in }}$ | $\mathbf{f}$ | $\mathbf{P}_{\mathrm{i}}$ | PF | THD | H3 | H5 | H7 | $\mathbf{V}_{\text {out }}$ | $\mathbf{P}_{\circ}$ | $\eta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left(\mathrm{V}_{\text {rms }}\right.$ | $(\mathrm{Hz})$ | $(\mathrm{W})$ |  | $(\%)$ | $(\%)$ | $(\%)$ | $(\%)$ | $(\mathrm{V})$ | $(\mathrm{W})$ | $(\%)$ |
| 88 | 60 | 560 | 99.9 | 2.9 | 1.3 | 1.7 | 1.2 | 402 | 490 | 87.5 |
| 110 | 60 | 543 | 99.9 | 2.8 | 1.4 | 1.8 | 1.3 | 403 | 492 | 90.6 |
| 220 | 50 | 525 | 99.8 | 3.3 | 1 | 2.4 | 1.1 | 406 | 499 | 95.1 |
| 270 | 50 | 523 | 99.8 | 3.4 | 1 | 2.6 | 1.1 | 408 | 504 | 96.3 |

## APPLICATION NOTE

## EMI/RFI FILTER

The harmonic content measurement was made with the EMI/RFI filter interposed between the AC
source and the demoboard under test, while the efficiency has been calculated without the filter contribution.

Figure 1: EMI/RFI Test Filter


## Part List of the Figure 2.

| Part Des. | Description | Vendor's Part \# |
| :--- | :--- | :--- |
| Fuse F1 | Fuse, 3AG Fast Acting 10A, 250VAC | Digi-Key \#F127-ND |
| Fuse Clip | 3AG Fuse Clips | Digi-Key \#F048-ND |
| C1 | Met. Poly. Film Cap., 0.22 $\mu$ F, 100V Panasonic ECQ-E1224KF | Digi-Key \#EF1224 |
| C2 | Met. Poly. Film Cap., 0.22 F, 100V Panasonic ECQ-E1224KF | Digi-Key \#EF1224 |
| C3 | Met. Poly. Film, .68uF, 250VAC, Panasonic ECQU2A684MV | Digi-Key \#P4615-ND |
| C4 | Polyester Cap., .001 $\mu$ F, 50V, Panasonic ECQ-B1H102JF | Digi-Key \#P4551-ND |
| C5 | Polyester Cap., .012 F, 50V Panasonic ECQ-B1H123JF | Digi-Key \#P4583-ND |
| C6 | Alum. Electrolytic Cap., 330 F, 450VDC, 85 Deg. C | Digi-Key\#P6443-ND |
| C7 | Electrolytic Cap., 1.0 F, 63V, Panasonic ECE-A1JU010,85Deg C | Digi-Key \#P6275-ND |
| C8 | Electrolytic Cap., 1.0 FF, 63V, Panasonic ECE-A1JU010,85Deg C | Digi-Key \#P6275-ND |
| C9 | Polyester Cap. 680pfd., 50V, Panasonic ECQ-B1H681JF | Digi-Key \# P4580-ND |
| C10 | Met. Poly. Film Cap., 0.22 FF, 100V Panasonic ECQ-E1224KF | Digi-Key \#EF1224 |
| C11 | Ceramic Capacitor, 820pfd.,1000VDC | Digi-Key \#P4127-ND |
| C12 | Electrolytic Cap., 220 FF, 25V,Panasonic ECE-A1EU101,85Deg C | Digi-Key \#P6240-ND |
| D1 | Diode Bridge, 600V, 25A | Digi-Key \#MB256-ND |
| D2 | STTA806D/DI,, 600V, 8A, Isolated TO220AC Package | SGS-THOMSON STTA806D/DI |
| D3 | Switching Diode, 1N4148, 100V | Digi-Key \#1N4148CT-ND |
| D4 | Fast Recovery Diode, STTB406, 600V, 4A | SGS-THOMSON STTB406 |
| D5 | Zener Diode, 22V, 1/2W, DO-35 Package | Digi-Key \#1N5251BCT-ND |
| D6 | Zener Diode, 18V, 1/2W, DO-35Package | Digi-Key \#1N5248BCT-ND |
| D7 | Fast Recovery Rectifier Diode, 100V, 1.5A | SGS-THOMSON BYW-100-100 |
| D8 | Fast Recovery Rectifier Diode, 100V, 1.5A | SGS-THOMSON BYW-100-100 |
| D9 | Fast Recovery Rectifier Diode, 100V, 1.5A | SGS-THOMSON BYW-100-100 |
| D10 | Fast Recovery Rectifier Diode, 100V, 1.5A | SGS-THOMSON BYW-100-100 |
| R1 | Metal Film Res., 806K, 1/4W, 1\% | Digi-Key \#806KXBK-ND |
| R2 | Metal Film Res., 806K, 1/4W, 1\% | Digi-Key \#806KXBK-ND |
| R3 | Carbon Film Res., 33K, 1/4W, 5\% | Digi-Key \#33KQBK-ND |

## APPLICATION NOTE

Part List of the Figure 2 (continued)

| Part Des. | Description | Vendor's Part \# |
| :---: | :---: | :---: |
| R4 | Carbon Film Res., 360k, 1/4W, 5\% | Digi-Key \#360KQBK-ND |
| R5 | Carbon Film Res., 620k, 1/4W, 5\% | Digi-Key \#620KQBK-ND |
| R6 | Carbon Film Res., 620k, 1/4W, 5\% | Digi-Key \#620KQBK-ND |
| R9 | Metal Film Res., 412k, 1/4W, 1\% | Digi-Key \#412KXBK-ND |
| R10 | Metal Film Res., 412k, 1/4W, 1\% | Digi-Key \#412KXBK-ND |
| R11 | Metal Film Res., 21k, 1/4W, 1\% | Digi-Key \#21.0KXBK-ND |
| R12 | Metal film Res., 562, 1/4W, 1\% | Digi-Key \#562XBK-ND |
| R13 | Metal Film Res., $5.11 \mathrm{k}, 1 / 4 \mathrm{~W}, 1 \%$ | Digi-Key \#5.11KXBK-ND |
| R14 | Carbon Film Res., 2.7k, 1/4W, 5\% | Digi-Key \#2.7KQBK-ND |
| R15 | Carbon Film Res., 36k, 1/4W, 5\% | Digi-Key \#36KQBK-ND |
| R16 | Carbon Film Res., 2.7k, 1/4W, 5\% | Digi-Key \#2.7KQBK-ND |
| R17 | Metal Film Res., 30.1k, 1/4W, 1\% | Digi-Key \#30.1KXBK-ND |
| R18 | Carbon Film Res., 15 ohms, 1/4W, 5\% | Digi-Key \#15QBK-ND |
| R19 | Carbon Film Res., 120k, 1/4W, 5\% | Digi-Key \#120KQBK-ND |
| R20 | Metal Film Res., 10.7k, 1/4W, 1\% | Digi-Key \# 10.7KXBK-ND |
| R21 | Metal Film Res., 909k, 1/4W, 1\% | Digi-Key \#909KXBK-ND |
| R22 | Metal Film Res., 909k, 1/4W, 1\% | Digi-Key \#909KXBK-ND |
| R23 | Metal Oxide Resistor, 510 ohms, 3 Watts, 5\% | Digi-Key\#P510W-3BK-ND |
| R24 | Metal Oxide Resistor, 510 ohms, 3 Watts, 5\% | Digi-Key\#P510W-3BK-ND |
| R25 | Carbon Film Resistor, 10k, 1/4W, 5\% | Digi-Key \#10KQBK-ND |
| R26 | Carbon Film Resistor, 1.1M, 1/4W, 5\% | Digi-Key \#1.1MQBK-ND |
| R27 | Carbon Film Resistor, 1.1M, 1/4W, 5\% | Digi-Key \#1.1MQBK-ND |
| R28 | Carbon Film Res., 10k, 1/2W, 5\% | Digi-Key \#10KH-ND |
| R29 | Carbon Film Resistor, 33 ohms, 1/2W, 5\% | Digi-Key \#33H-ND |
| R30 | 3 Watt, non-inductive 0.1 ohms, Type LO-3-010 | Newark \#96F3616 |
| R31 | 3 Watt, non-inductive 0.1 ohms, Type LO-3-.010 | Newark \#96F3616 |
| R32 | 3 Watt, non-inductive 0.1 ohms, Type LO-3-010 | Newark \#96F3616 |
| NTC 1 | $20 \mathrm{Ga}(0.8 \mathrm{~mm})$ Jumper Wire | 22 Ga Jumper |
| NTC 2 | 20 Ga. (0.8mm) Jumper Wire | 22 Ga Jumper |
| Heatsink 1 | AAVID type 61085, 1.5Deg C/W/3in., 1.5" length | AAVID \#61085 |
| Heatsink 2 | Bridge Diode attachable heatsink | datogliere |
| PCB 1 | FR-4 Material | CALS 95001 A |
| T1 | Coilcraft Part\# R4849-A 0.5mH | CoilCraft 'Part \# R4849-A |
| Standoffs | Aluminum Hex Standoff 0.375", 4-40 Thread | Newark\#89F1949 |
| Q1 | STW20NA50, 500V, 20A, 2.7 ohms TO-247 | SGS-THOMSON STW20NA50 |
| Q2 | NPN transistor high speed, 30V, .8A, TO-18 Package | SGS-THOMSON 2N2222 |
| Q3 | N-Channel Mosfet, STK2N50, 500V, 2A, SOT-82 | SGS-THOMSON STK2N50 |
| J1 | 3 Pole, 15A, Terminal Block | Newark \#93F7182 |
| J2 | 3 Pole, 15A, Terminal Block | Newark \#93F7182 |
| U1 | L4981A, PFC IC | SGS-THOMSON L4981A |
| IC Socket | 20 Pin DIP Socket, Gold Pin and Clip | Digi-Key \#ED56203-ND |
| Misc. | Mounting screws, nuts, insulators |  |

Figure 2: 500W Demoboard Schematic


Figure 3: 500W Demoboard Printed Circuit Board Layout


## APPLICATION NOTE

An Application Program named Designing PFC [3] is available for the designer. This program allows the designer to make changes to the input/output design specifications and calculates and selects the component values and types. For example, this program can easily convert this de-
sign to single mains operation (120 or 240 Volts). The results are presented in two screens, the schematic and parts list, and may be sent to a printer for a hardcopy for future reference.
Two solutions at 110 Vac (fig. 4) and 220 Vac (fig. 5) are shown below.

Figure 4: 400W/230V; $\mathrm{V}_{\text {in }}=110 \mathrm{~V} \pm 20 \%$.


Figure 5: $800 \mathrm{~W} / 400 \mathrm{~V} ; \mathrm{V}_{\text {in }}=220 \mathrm{~V} \pm 20 \%$.


## REFERENCES

[1] G. Comandatore and U. Moriconi, Application Note 628 Designing A High Power Factor Switching Preregulator With The L4981 Continuous Mode, SGS-THOMSON Microelectronics, Inc.,

May, 1994.
[2] Datasheet Power Factor Corrector, SGSTHOMSON Microelectronics, Inc., May, 1994.
[3] Designing PFC Application Program, SGSTHOMSON Microelectronics, Inc., April, 1995.

## APPLICATION NOTE

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGSTHOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1997 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved
SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A

